Design Flow and Characterization Methodology for Dual Mode Logic
نویسندگان
چکیده
منابع مشابه
Dual Mode Logic - Design for Energy Efficiency and High Performance
The recently proposed dual mode logic (DML) gates family enables a very high level of energydelay optimization flexibility at the gate level. In this paper, this flexibility is utilized to improve energy efficiency and performance of combinatorial circuits by manipulating their critical and noncritical paths. An approach that locates the design’s critical paths and operates these paths in the b...
متن کاملA Design Methodology for Reliable MRF-Based Logic Gates
Probabilistic-based methods have been used for designing noise tolerant circuits recently. In these methods, however, there is not any reliability mechanism that is essential for nanometer digital VLSI circuits. In this paper, we propose a novel method for designing reliable probabilistic-based logic gates. The advantage of the proposed method in comparison with previous probabilistic-based met...
متن کاملDesign Methodology of Multiple-valued Logic Voltage-mode Storage Circuits
A novel methodology designing for Multiple-Valued Logic voltage-mode storage circuits is introduced. Using the proposed inverter-based unit, uni-signal controlled pass gates and True Single-Phase Clocked Logic-based output units, efficient r-ary (where r is the radix) dynamic and pseudo-static latches can be designed. They exhibit regular, modular, and iterative structure, which means that the ...
متن کاملpreparation and characterization of new co-fe and fe-mn nano catalysts using resol phenolic resin and response surface methodology study for fischer-tropsch synthesis
کاتالیزورهای co-fe-resol/sio2و fe-mn-resol/sio2 با استفاده از روش ساده و ارزان قیمت همرسوبی تهیه شدند. از رزین پلیمری resol در فرآیند تهیه کاتالیزور استفاده شد.
Design of Low Power Cmos Based Dual Mode Logic Gates
The CMOS based dual mode logic gates containing two operating modes: 1) static mode 2) dynamic modes. Features of dual mode logic gates are low power dissipation in static mode and high performance in dynamic mode. This methodology is used to minimize the delay and improve the speed of the logic gates and an additional clocked transistor is used in this methodology. It provides the very high le...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2015
ISSN: 2169-3536
DOI: 10.1109/access.2016.2514398